ProtoCore v0.0.1
Deterministic, zero-heap network stack for embedded targets
Loading...
Searching...
No Matches
16mbpsram.h
Go to the documentation of this file.
1// Copyright (C) 2026 Douglas Quigg (dstroy0) <dquigg123@gmail.com>
2// SPDX-License-Identifier: AGPL-3.0-or-later
3
4/**
5 * @file 16mbpsram.h
6 * @brief 16 MB PSRAM profile - larger RAM-backed pools than the 8 MB profile.
7 *
8 * Included before the chip profile (wins for memory-bound sizes). Same PSRAM-resident caveat
9 * as 8mbpsram.h: the internal DRAM budget bounds the L1 slot count until an edge-cache
10 * PSRAM placement lands. `#ifndef`-guarded, so your -D overrides still win.
11 */
12
13#ifndef PROTOCORE_16MBPSRAM_H
14#define PROTOCORE_16MBPSRAM_H
15
16// PSRAM fitted: move the big TLS/HTTP-2/zlib pools off internal DRAM and raise concurrency.
17#ifndef PC_TLS_ARENA_IN_PSRAM
18#define PC_TLS_ARENA_IN_PSRAM 1
19#endif
20#ifndef PC_H2_POOL_IN_PSRAM
21#define PC_H2_POOL_IN_PSRAM 1
22#endif
23#ifndef PC_SSH_ZLIB_IN_PSRAM
24#define PC_SSH_ZLIB_IN_PSRAM 1
25#endif
26#ifndef MAX_TLS_CONNS
27#define MAX_TLS_CONNS 8
28#endif
29#ifndef PC_H2_MAX_STREAMS
30#define PC_H2_MAX_STREAMS 32
31#endif
32#ifndef PC_H3_MAX_STREAMS
33#define PC_H3_MAX_STREAMS 32
34#endif
35#ifndef PC_EDGE_CACHE_SLOTS
36#define PC_EDGE_CACHE_SLOTS 24
37#endif
38#ifndef PC_EDGE_BODY_MAX
39#define PC_EDGE_BODY_MAX 8192
40#endif
41
42#endif // PROTOCORE_16MBPSRAM_H